Firmware for MNT ZZ9000 graphics and ARM coprocessor card for Amiga computers.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

board.xml 6.6KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. <?xml version="1.0" encoding="UTF-8" standalone="no" ?><!--
  2. ################################################################################
  3. #
  4. # MYiR Z-turn Board Definition File
  5. #
  6. # Sergiusz 'q3k' Bazański <q3k@q3k.org>
  7. # Steffen 'stv0g' Vogel <stv0g@0l.de>
  8. #
  9. ################################################################################-->
  10. <board name="mys-7z020" schema_version="2.1" vendor="myir.com" display_name="Z-turn Board (MYS-7Z020-C)" url="http://www.myirtech.com/list.asp?id=502" preset_file="preset.xml">
  11. <images>
  12. <image name="zturn_board.jpg" display_name="Z-turn Board" sub_type="board">
  13. <description>Z-turn Board top image</description>
  14. </image>
  15. </images>
  16. <description>The Z-turn board is a cheap Zynq evaluation board from the Chinese company MYiR Technologies.</description>
  17. <file_version>2.1</file_version>
  18. <compatible_board_revisions>
  19. <revision id="0">4</revision>
  20. </compatible_board_revisions>
  21. <components>
  22. <component name="part0" display_name="Z-turn Board" type="fpga" part_name="xc7z020clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.myirtech.com/list.asp?id=502">
  23. <description>FPGA part on the board</description>
  24. <interfaces>
  25. <interface name="ps7_fixedio" mode="master" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset" />
  26. <interface name="rgb_led" mode="master" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="rgb_led_preset">
  27. <preferred_ips>
  28. <preferred_ip name="axi_gpio" vendor="xilinx.com" library="ip" order="0" />
  29. </preferred_ips>
  30. <port_maps>
  31. <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="2" right="0">
  32. <pin_maps>
  33. <pin_map port_index="0" component_pin="rgb_led_tri_o_0" />
  34. <pin_map port_index="1" component_pin="rgb_led_tri_o_1" />
  35. <pin_map port_index="2" component_pin="rgb_led_tri_o_2" />
  36. </pin_maps>
  37. </port_map>
  38. </port_maps>
  39. </interface>
  40. <interface name="buzzer" mode="master" type="xilinx.com:interface:gpio_rtl:1.0" of_component="buzzer" preset_proc="buzzer_preset">
  41. <preferred_ips>
  42. <preferred_ip name="axi_gpio" vendor="xilinx.com" library="ip" order="0" />
  43. </preferred_ips>
  44. <port_maps>
  45. <port_map logical_port="TRI_O" physical_port="buzzer_tri_o" dir="out">
  46. <pin_maps>
  47. <pin_map port_index="0" component_pin="buzzer_tri_o_0" />
  48. </pin_maps>
  49. </port_map>
  50. </port_maps>
  51. </interface>
  52. <interface name="sws_4bits" mode="master" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_4bits" preset_proc="sws_4bits_preset">
  53. <preferred_ips>
  54. <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
  55. </preferred_ips>
  56. <port_maps>
  57. <port_map logical_port="TRI_I" physical_port="sws_4bits_tri_i" dir="in" left="3" right="0">
  58. <pin_maps>
  59. <pin_map port_index="0" component_pin="sws_4bits_tri_i_0" />
  60. <pin_map port_index="1" component_pin="sws_4bits_tri_i_1" />
  61. <pin_map port_index="2" component_pin="sws_4bits_tri_i_2" />
  62. <pin_map port_index="3" component_pin="sws_4bits_tri_i_3" />
  63. </pin_maps>
  64. </port_map>
  65. </port_maps>
  66. </interface>
  67. <interface mode="master" name="i2c0" type="xilinx.com:interface:iic_rtl:1.0" of_component="i2c0">
  68. <description>I2C Interface for onboard G-rate and temperature sensors</description>
  69. <preferred_ips>
  70. <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0" />
  71. </preferred_ips>
  72. <port_maps>
  73. <port_map logical_port="SDA_I" physical_port="i2c0_sda_i" dir="in">
  74. <pin_maps>
  75. <pin_map port_index="0" component_pin="i2c0_sda_i" />
  76. </pin_maps>
  77. </port_map>
  78. <port_map logical_port="SDA_O" physical_port="i2c0_sda_o" dir="out">
  79. <pin_maps>
  80. <pin_map port_index="0" component_pin="i2c0_sda_i" />
  81. </pin_maps>
  82. </port_map>
  83. <port_map logical_port="SDA_T" physical_port="i2c0_sda_t" dir="out">
  84. <pin_maps>
  85. <pin_map port_index="0" component_pin="i2c0_sda_i" />
  86. </pin_maps>
  87. </port_map>
  88. <port_map logical_port="SCL_I" physical_port="i2c0_scl_i" dir="in">
  89. <pin_maps>
  90. <pin_map port_index="0" component_pin="i2c0_scl_i" />
  91. </pin_maps>
  92. </port_map>
  93. <port_map logical_port="SCL_O" physical_port="i2c0_scl_o" dir="out">
  94. <pin_maps>
  95. <pin_map port_index="0" component_pin="i2c0_scl_i" />
  96. </pin_maps>
  97. </port_map>
  98. <port_map logical_port="SCL_T" physical_port="i2c0_scl_t" dir="out">
  99. <pin_maps>
  100. <pin_map port_index="0" component_pin="i2c0_scl_i" />
  101. </pin_maps>
  102. </port_map>
  103. </port_maps>
  104. </interface>
  105. </interfaces>
  106. </component>
  107. <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group="" />
  108. <component name="buzzer" display_name="Piezo Buzzer" type="chip" sub_type="led" major_group="General Purpose Input or Output">
  109. <description>Piezo Buzzer on Board (Schematic: M1)</description>
  110. </component>
  111. <component name="rgb_led" display_name="RGB LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
  112. <description>RGB LED, 2 to 0, Active Low (Schematic: D34)</description>
  113. </component>
  114. <component name="sws_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output">
  115. <description>DIP Switches, 3 to 0 (Schematic: U20)</description>
  116. </component>
  117. <component name="i2c0" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
  118. <description>I2C Bus 0 wired to PL</description>
  119. </component>
  120. </components>
  121. <jtag_chains>
  122. <jtag_chain name="chain1">
  123. <position name="0" component="part0" />
  124. </jtag_chain>
  125. </jtag_chains>
  126. <connections>
  127. <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
  128. <connection_map name="part0_rgb_led_1" c1_st_index="4" c1_end_index="6" c2_st_index="0" c2_end_index="2" />
  129. </connection>
  130. <connection name="part0_sws_4bits" component1="part0" component2="sws_4bits">
  131. <connection_map name="part0_sws_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3" />
  132. </connection>
  133. <connection name="part0_buzzer" component1="part0" component2="buzzer">
  134. <connection_map name="part0_buzzer_1" c1_st_index="7" c1_end_index="7" c2_st_index="0" c2_end_index="0" />
  135. </connection>
  136. <connection name="part0_i2c0" component1="part0" component2="i2c0">
  137. <connection_map name="part0_i2c0_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1" />
  138. </connection>
  139. </connections>
  140. </board>