Browse Source

arm: mach-omap2: cache: Explicitly enable I cache

omap-common cache enabling sequence relies on cpu_init_cp15()
(inside start.S) for enabling I-caches. But cpu_init_cp15()
can be skipped if CONFIG_SKIP_LOWLEVEL_INIT is defined. So
enable I-caches if not enabled already.

Debugged-by: Jean-Jacques Hiblot <jjhiblot@ti.com>
Tested-by: Steve Kipisz <s-kipisz2@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Tested-by: Jean-Jacques Hiblot <jjhiblot@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
tags/2020-06-01
Lokesh Vutla 3 years ago
committed by Tom Rini
parent
commit
7ce85318cf
1 changed files with 5 additions and 1 deletions
  1. +5
    -1
      arch/arm/mach-omap2/omap-cache.c

+ 5
- 1
arch/arm/mach-omap2/omap-cache.c View File

@@ -44,7 +44,11 @@ DECLARE_GLOBAL_DATA_PTR;

void enable_caches(void)
{
/* Enable D-cache. I-cache is already enabled in start.S */

/* Enable I cache if not enabled */
if (!icache_status())
icache_enable();

dcache_enable();
}